![]() ![]() ![]() The article proposes the hardware chip design and simulation of two 5-bit LFSR modules used for the gold sequence generator applicable for the communication systems. The motivation of the work is to generate the Gold code sequence by the integration of two LFSR. The hardware chip design and performance estimation of the LFSR is the problem for specific communication system. ![]() The LFSR is used in chip hardware for high-speed operations, error control, and the generation of pseudo-random numbers. There are simple shift register-based n-bit counters with a few XOR gates that behave pseudo-randomly. Linear feedback shift register (LFSR) is the basic building block of the communication system used in different coding, error detection and correction codes, such as gold, low-density parity check (LDPC), polar, and turbo codes. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |